and others due to their merits of the galvanic isolation and flexible voltage conversion rate [1] [2] [3] [4] [5] [6] .
The most popular and useful isolated dc/dc converter is a twolevel ZVS dc/dc converter with the phase-shift control [7] [8] [9] [10] [11] due to the simple circuit structure, high power density, and easy control strategy. However, the power switches in the two-level converters need to withstand the full input voltage, which makes them not suitable for the applications with the high input voltage. In order to solve this drawback of the two-level dc/dc converter, the three-level (TL) ZVS dc/dc converter was proposed for the high input voltage applications because the voltage stresses on the power switches are only half of the input voltage in the TL dc/dc converter [12] [13] [14] . Therefore, the power switches with the low voltage stress and small on-state resistance can be applicable in the TL dc/dc converter. Many studies have been carried on the TL isolated dc/dc converters in the topics of extending the soft switching range [15] , [16] , reducing the circulating currents [17] , [18] , balancing the voltages on the input capacitors [19] , [20] , minimizing and balancing the currents flowing through the input capacitors [21] , [22] . In [23] , a hybrid FB isolated TL dc/dc converter was proposed for the applications with high voltage and wide input voltage range. Two control strategies in [24] and [25] were proposed for the conventional diode clamped FB TL isolated dc/dc converter. However, the currents among the primary power devices in [23] [24] [25] are unbalanced, which would cause the power loss imbalance and thermal stress imbalance among the power switches and thus affect the reliability of the converter.
There is another kind of the TL converter named T-type converter, which has been widely used in the single-phase or threephase inverters [26] [27] [28] . The T-type isolated dc/dc converters were proposed in [29] and [30] , which are more suitable for the industrial applications due to their simpler circuit structure and higher power density in comparison with the conventional TL isolated dc/dc converter. However, the T-type dc/dc converters in [29] and [30] are both half-bridge (HB) structure which is not suitable for the high power applications because the current stress on the power switches in the HB structure is twice of that in the full-bridge (FB) structure. Additionally, the T-type converter is derived from the two-level based topology, so it has the disadvantage of the two-level converter that the main power switches in the T-type dc/dc converter also need to withstand the full input voltage. Fortunately, with the advent and 0885-8993 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. [29] , [30] Diode clamped FB TL isolated dc/dc converter [24] , [25] as shown in Fig. 1 development of the silicon carbide (SiC) power devices, the T-type isolated dc/dc converter with SiC power devices would become applicable for the applications with high input voltage since the drain-source breakdown voltage of the SiC power devices are much higher than that of the silicon (Si) power devices [31] . Nowadays, the dominant and maximum drain-source voltage of commercially available SiC MOSFET is 1200 V and 1700 V, respectively [31] . Therefore, the T-type dc/dc converter with SiC MOSFET can be utilized into the industrial applications with the input voltage below 1200 V after considering the derating for selecting power switch. When the input voltage increases to several kilo volts, the TL-based dc/dc converters would become the better choice because its advantage of lower voltage stress on the power switches makes it possible to select suitable power switches. However, the commercial SiC MOS-FET with higher drain-source voltage is being developed, so the applicable range of the T-type dc/dc converter with SiC MOS-FET would become larger with the increasing of SiC MOSFET's drain-source voltage.
In this paper, a FB T-type isolated dc/dc converter is proposed for the high power applications with the high input voltage and wide input voltage range. The proposed converter is composed of four main power switches with high voltage stress (SiC MOS-FET) and four auxiliary power switches with low voltage stress (Si MOSFET), which thus has more compact circuit structure and higher efficiency in comparison with the conventional diode clamped FB TL isolated dc/dc converters. A corresponding control strategy including two working patterns is proposed. The proposed control strategy can not only achieve the ZVS for the main and auxiliary power switches but also satisfy the wider input voltage range in comparison with the FB two-level isolated dc/dc converter. In addition, the proposed corresponding control strategy has the ability of keeping the currents among the power switches balanced, which would thus balance the power losses and thermal stresses among the power switches. The characteristics and performances of the proposed converter with the corresponding control strategy are analyzed in detail. Finally, the simulation and experimental results are presented to verify the proposed converter and corresponding control strategy. Table I shows the general comparison about the existing HB T-type isolated dc/dc converter, conventional diode-clamped FB TL isolated dc/dc converters, and the proposed FB T-type isolated dc/dc converter. This paper is organized as follows. Section II analyzes the operation principle of the proposed FB T-type isolated dc/dc converter with the corresponding control strategy. Section III introduces the switch current balancing ability in detail. Section IV analyzes the characteristics and performances of the proposed converter with the corresponding control strategy. Section V presents the simulation and experimental results to verify the proposed converter with the corresponding control strategy. Finally, the main contributions of this paper are summarized in Section VI. Fig. 1(b) shows the circuit structure of the proposed FB Ttype isolated dc/dc converter. In the primary side, C 1 and C 2 are two input capacitors, which split the input voltage V in into V 1 and V 2 ; S 1 − S 4 are four main power switches, S 5 − S 8 are four auxiliary power switches, and D 1 − D 8 are eight power In order to simplify the following analysis, some assumptions are made.
II. OPERATION PRINCIPLE
1) All the capacitors and inductors are ideal.
2) All the power diodes are ideal.
3) The main power switches S 1 − S 4 and auxiliary power switches S 5 − S 8 have the same parasitic capacitors, respectively, which means
4) The two input capacitors C 1 and C 2 are large enough to be considered as two voltage sources with the value of V in /2. 5) The output filter inductor L o is large enough to be considered as a constant current source. The proposed corresponding control strategy is composed of two working patterns as shown in Fig. 2(a) and (b). In Fig. 2 
power switches S 2 , S 4 , S 5 , and S 6 are both 0. A. Working Pattern I Fig. 3 shows the equivalent operation circuits in the working pattern I shown in Fig. 2(a (V cs2 ) and C s3 (V cs3 ) increase to the input voltage V in , the voltages on C s6 (V cs6 ) and C s7 (V cs7 ) increase to half of the input voltage V in /2, the voltages on C s1 (V cs1 ), C s4 (V cs4 ), and Stage 1 [t 0 − t 1 ]: At t 0 , the power switch S 1 is turned OFF. Then i o is reflected to the primary side, which means that i p is still i o /n to charge C s1 and discharge C s3 , C s6 . Therefore, the voltage on C s1 (V cs1 ) increases, the voltages on C s3 (V cs3 ) and
and V cs6 decrease to V in /2 and 0 V, respectively. Then, D 6 conducts, which clamps the voltage of S 6 at 0 V. Therefore, the power switch S 6 can be turned ON 
Stage 4 [t 3 − t 4 ]:
At t 3 , the voltages on C s1 (V cs1 ) and C s5 (V cs5 ) increase to V in and V in /2, respectively, the voltage on C s3 (V cs3 ) decreases to 0 V. Then, D 3 conducts, which clamps the voltage of S 3 at 0 V. Therefore, the power switch S 3 can be turned ON with the zero-voltage. During this stage, the primary voltage V ab is −V in /2, which is fully applied on the L r , so the primary current i p decreases linearly.
Stage 5 [t 4 − t 5 ]: At t 4 , the primary current i p deceases to 0 A, which means the current direction of i p would change. During this stage, the primary voltage V ab remains −V in /2 and the primary current i p still decreases linearly.
Stage 6 [t 5 − t 6 ]: At t 5 , the primary current i p decreases to the negative reflected output current whose value is −i o /n. Then, D r 1 and D r 4 are turned OFF, and the input power starts to transfer to load from T r , D r 2 , and D r 3 .
At t 6 , the power switch S 3 is turned OFF, then the second half-cycle [t 6 − t 12 ] starts. The following analysis is similar to the first half-cycle [t 0 − t 6 ], which is not repeated here.
III. SWITCH CURRENT BALANCING ABILITY
The proposed corresponding control strategy has the switch current balancing ability in the working pattern I, which can keep the currents among the power switches balanced. Fig. 5 shows the currents flowing through the power switches in the working pattern I. From Fig. 5 , it can be seen that there are two operation modes (named operation mode I and II) in the working pattern I. By swapping these two operation modes in every switching period, the currents among the main power switches and auxiliary power switches can be kept balanced, respectively, in every two switching periods as marked in Fig. 5 , which means that 1) in the operation mode I, the duty cycles of 
Based on (1), the duty cycle loss in the one switching period T s in the working pattern I namely d loss I can be calculated by the following equation:
From In the conventional diode clamped FB TL isolated dc/dc converter shown in Fig. 1(a) , there are also two working patterns named TL mode and two-level mode in [25] . Similar to the above analysis, the RMS currents of the primary power switches and average currents of the clamping diodes under the TL mode can be calculated by (6)- (8) if neglecting the effect of small fixed phase-shift delay between the leading and lagging power switches and dead time.
Tables II and III list the theoretical calculation equations about the RMS currents on the primary power switches, average currents on the diodes in the conventional diode clamped FB TL Tables II and III , it can be observed that 1) under the TL mode in the conventional diode clamped FB TL isolated dc/dc converter, the RMS currents i S 1 rms TL Con and i S 4 rms TL Con are different from the RMS currents i S 2 rms TL Con , i S 3 rms TL Con , i S 5 rms TL Con , i S 6 rms TL Con , i S 7 rms TL Con , and i S 8 rms TL Con , which means that the currents among the primary power switches are unbalanced; 2) under the TL mode in the conventional diode clamped FB TL isolated dc/dc converter, the average currents i D 9 avg TL Con and i D 10 avg TL Con are different from the average current i D 11 avg TL Con and i D 12 avg TL Con , which means that the currents among the primary clamped diodes are also unbalanced; 3) contrarily, in the proposed FB T-type isolated dc/dc converter, the RMS currents among the main power switches and auxiliary power switches are the same, respectively, which means that the proposed control can make the currents among the primary power switches and auxiliary power switches balanced, respectively, in the working pattern I. According to Tables II, III , and circuit parameters in the Appendix, the comparison results about the RMS currents of the main primary switches are presented in Fig. 6 when the input voltage V in is 300 V and the output voltage V o is 50 V. From Fig. 6 , it can be observed that 1) under the TL mode in the conventional diode clamped FB TL isolated dc/dc converter, the RMS currents i S 1 rms TL Con and i S 4 rms TL Con are smaller than the RMS currents i S 2 rms TL Con , i S 3 rms TL Con , i S 5 rms TL Con , i S 6 rms TL Con , i S 7 rms TL Con , and i S 8 rms TL Con ; but 2) in the proposed FB T-type isolated dc/dc converter, the RMS currents among the main power switches i S 1 rms I − i S 4 rms I are the same. Because the RMS currents on the power switches are closely related to the power losses of power switches, the current imbalance among the power switches would result in the power loss imbalance among the power switches, which would thus result in the thermal stress imbalance among the power switches. Therefore, the working pattern I can make the power loss and thermal stress among the power switches balanced in the proposed FB T-type isolated dc/dc converter, which can thus improve the reliability of the converter.
i S 2 rms TL Con = i S 3 rms TL Con = i S 5 rms TL Con = i S 6 rms TL Con = i S 7 rms TL Con = i S 8 rms TL Con 
IV. CHARACTERISTIC AND PERFORMANCE ANALYSIS

A. Voltage Stresses of Power Switches
In the proposed FB T-type converter with the corresponding control strategy, the main power switches S 1 − S 4 need to withstand the input voltage (V in ) in the steady operations, but the auxiliary power switches S 5 − S 8 only need to withstand half of the input voltage (V in /2) in the steady operations.
B. Duty Cycle Loss
The duty cycle loss in the working pattern I has already analyzed in Section III, which is not repeated here.
In the working pattern II, [t 2 − t 5 ] and [t 8 − t 11 ] are the time periods of the duty cycle loss in the one switching period T s as shown in Fig. 2(b) 
Based on (10), the duty cycle loss in the one switching period T s in the working pattern II namely d loss I I can be calculated by the following equation:
C. Output Characteristic
In the practical operations, the duty cycle loss would affect the output voltage. Therefore, according to the secondary voltage V o in Fig. 2(a) and neglecting the effect of dead time, the average output voltage in the working pattern I namely V o I can be calculated by (12) after considering the duty cycle In Fig. 7 , the bottom X-axis is usded for the working pattern I and II of the proposed converter; and the top X-axis is used for the FB two-level isolated dc/dc converter with the phase-shift control [32] .
loss (2)
According to the secondary voltage V o in Fig. 2 (b) and neglecting the effect of dead time, the average output voltage in the working pattern II namely V o I I can be obtained by (13) after considering the duty cycle loss (11)
Similar to the above analysis, the average output voltage V o two level in the basic FB two-level isolated dc/dc converter with the phase-shift control [32] can be obtained by the following equation:
in which d two level is the overlap time between the leading and lagging power switch divided by one switching period as shown in the Appendix (see Fig. 26 ). According to (12) - (14) and circuit parameters in the Appendix (assuming that the FB two-level isolated dc/dc converter and the proposed converter have the same transformer, secondary circuit, and switching frequency, namely f s ), the theoretical relations between the input voltage V in and duty cycle in the FB two-level isolated dc/dc converter and the proposed converter are presented in Fig. 7 
D. ZVS Achievement Conditions 1) Working Pattern I:
In the operation mode I, the zerovoltage switch-ON of the auxiliary power switch S 7 are mainly determined by the reflected current from the output filter inductor. Normally, the output filter inductance is quiet large enough to make the auxiliary power switches achieve zero-voltage switch-ON even at the light load. For instance, in order to ensure the zero-voltage switch-ON of the auxiliary power switch S 7 as shown in Fig. 5 , the energy E 1 is needed to discharge the capacitor C s2 from V in to V in /2, discharge the capacitor C s7 from V in /2 to 0 V, and charge the capacitor C s4 from 0 V to V in /2, whose expression can be given by the following equation:
In the operation mode I, the energy stored in the leakage inductor L r (and resonant inductor if adding in the circuit) is used to realize the zero-voltage switch-ON for the main power switches S 1 , S 2 , S 3 , S 4 , and auxiliary power switch S 8 . For instance, in order to achieve the zero-voltage switch-ON for the power switches S 1 , S 4 , and S 5 as shown in Fig. 5 , the capacitor C s1 needs to be discharged from V in to 0 V; the capacitors C s4 and C s5 need to be discharged from V in /2 to 0 V; the capacitor C s2 needs to be charged from V in / 2 V to V in ; the capacitor C s3 needs to be charged from 0 V to V in ; the capacitors C s6 and C s7 need to be charged from 0 V to V in /2. Accordingly, the following equation should be satisfied to achieve the zerovoltage switch-ON:
In the operation mode II, the reflected current from the output filter inductor is used to realize the zero-voltage switch-ON for auxiliary power switch S 6 ; and the energy stored in the leakage inductor L r (and resonant inductor if adding in the circuit) is used to realize the zero-voltage switch-ON for the main power switch S 1 , S 2 , S 3 , S 4 , and auxiliary power switch S 5 . However, the requirements for the power switches to achieve zero-voltage switch-ON in the operation mode II are same as that in the operation mode I, which is not repeated here.
Therefore, according to (16) , the load range of the ZVS achievement in the working pattern I, namely i o ZVS I can be obtained as follows:
2) Working Pattern II: The zero-voltage switch-ON of the auxiliary power switches S 5 and S 6 are mainly determined by the reflected current from the output filter inductor. Normally, the output filter inductance is quiet large enough to make the auxiliary power switches achieve zero-voltage switch-ON even at the light load. For instance, in order to ensure the zerovoltage switch-ON of the auxiliary power switch S 6 as shown in Fig. 2(b) , the energy E 2 is needed to discharge the capacitor C s3 from V in to V in /2, discharge the capacitor C s6 from V in /2 to 0 V, and charge the capacitor C s1 from 0 V to V in /2, whose expression can be given by the following equation:
The energy stored in the leakage inductor L r (and resonant inductor if adding in the circuit) is used to realize the zerovoltage switch-ON for the main power switches S 1 and S 3 . For instance, in order to achieve the ZVS for the power switch S 3 as shown in Fig. 2(b) , the capacitor C s3 needs to be fully discharged, the capacitor C s1 needs to be charged from V in /2 to V in , the capacitor C s5 needs to be charged from 0 V to V in /2. Accordingly, the following equation should be satisfied to achieve the zero-voltage switch-ON of the power switch S 3 :
According to (19) , the load range of the ZVS achievement in the working pattern II, namely i o ZVS I I can be obtained as follows: 
Proposed full-bridge T-type isolated dc/dc converter isolated dc/dc converter and the proposed FB T-type isolated dc/dc converter. Normally, the switching loss of SiC MOSFET (C j SiC ) is much smaller than that of Si MOSFET (C j Si ) because the parasitic capacitor of SiC MOSFET (C j SiC ) is much smaller than that of Si MOSFET (C j Si ) [33] . For instance, the typical output capacitance of 900 V/36 A SiC MOSFET (C3M0065090D) and 650 V/47 A Si MOSFET (SPW47N60C3) in Table IV (in the Appendix) are 60 and 2200 pF, respectively, from their datasheets. Therefore, the ZVS achievement range of the proposed convert would become larger than that of the conventional diode clamped FB TL dc/dc converter because the values of items including C j Si in the equations of the proposed converter are smaller than that of the conventional diode clamped TL dc/dc converter. After substituting above parasitic capacitances and circuit parameters (in the Appendix) into Table IV, the comparison results about theoretical ZVS load range under the conventional diode clamped FB TL dc/dc converter and the proposed converter are presented in Fig. 8 .
E. Output Filter Inductance
There are two kinds of working operations that V o ≥ V in /2n and V o < V in /2n in the working pattern I.
If V o ≥ V in /2n, the ripple current on the output filter inductor, namely Δ i Lo is as follows:
, the ripple current on the output filter inductor is as follows:
The ripple current on the output filter inductor in the working pattern II is as follows:
According to (21)- (23), the output filter inductance of the proposed converter with the corresponding control strategy can be obtained as follows:
Operation mode II (24)
F. Implementation
Based on the above analysis about the working currents and voltages of the power switches in Section IV-A and Table II, the power devices can be selected after considering the derating. Normally, the rated voltage and current of chosen power devices are 1.5 times or 2 times than the steady working voltages and currents of power devices in real applications. The transformer turns ratio can be designed based on (12) and (13) when giving the range of input voltage and output voltage and neglecting the effect of duty cycle loss (considering L r at zero).
For the working pattern I shown in Fig. 2(a) , the output voltage V o is controlled by adjusting the duty cycle d 1 in the real application. In the first switching period, the calculated d 1 is set for the driving signals of the power switches S 2 and S 4 and duty cycle 0.5 minus the dead time is set for the driving signals of the power switches S 1 and S 3 in the first switching period; contrarily the calculated d 1 is set for the driving signals of the power switches S 1 and S 3 and duty cycle 0.5 minus the dead time is set for the driving signals of the power switches S 2 and 
V. SIMULATION AND EXPERIMENTAL VERIFICATION
A. Simulation Verification
A simulation model is built by PLECS to verify the proposed converter with the corresponding control strategy. In the simulation model, the transformer turns ratio is 25:8; the leakage inductance of transformer is 47.7 µH; the input capacitors are output filter capacitor are 470 µF; output filter inductor is 140 µH; and the switching frequency is 50 kHz. From Fig. 10 , it can be seen that 1) the working pattern I is utilized when the input voltage is low (300 V) as shown in Fig. 10(a) ; 2) the working pattern II is utilized when the input voltage is high (600 V) as shown in Fig. 10(b) ; 3) the simulation results are consistent with the theoretical analysis in Section II. Fig. 11 shows the comparison results about the currents on the main primary power switches between the TL mode of conventional diode clamped TL converter and working pattern I of the proposed FB T-type converter. From Fig. 11 , it can be seen that 1) in the conventional diode clamped TL converter, the RMS values of currents i S 1 and i S 4 (2.584 A) are different from that of i S 2 , i S 3 , i S 5 , i S 6 , i S 7 , and i S 8 (4.3 A) as marked in Fig. 11(a) , which means the currents among the primary power switches are unbalanced; 2) all the RMS values of currents i S 1 , i S 2 , i S 3 , and i S 4 are the same (3.6 A), which means the proposed working pattern I has the ability of balancing the currents among the primary power switches.
B. Experimental Verification
In order to verify the proposed FB T-type isolated dc/dc converter with the corresponding control strategy, a 1 kW laboratory prototype is established, whose circuit parameters are listed in the Appendix. Fig. 12 shows the experimental hardware of the established proposed converter. Fig. 17 shows the currents flowing through the power switches under the working pattern I. Because the currents on the switch pairs (S 5 , S 6 ) and (S 7 , S 8 ) are similar, respectively, only the currents i s6 and i s8 are shown in Fig. 17 . In Fig. 17, 1 ) the RMS values of currents i S 1 , i S 2 , i S 3 , and i S 4 are 3.7, 3.72, 3.73, and 3.71 A, which are almost the same; 2) the RMS values of currents i s6 and i s8 are 3.45 and 3.42 A, which are almost the same. Consequently, it can be concluded that the working pattern I has the ability of balancing the currents flowing through the power switches. Fig. 18(a)-(c) show the ZVS achievement performances of the main power switch S 2 under the working pattern I when the output power P o is 1 kW, 500 W, and 125 W, in which V GS S 2 is the driving voltage of S 2 and i DS S 2 is the drain-source current of S 2 . Fig. 19(a)-(c) show the ZVS achievement performances of the main power switch S 3 under the working pattern I when the output power P o is 1 kW, 500 W, and 125 W, in which V GS S 3 is the driving voltage of S 3 and i DS S 3 is the drain-source current of S 3 . Fig. 20(a)-(c) show the ZVS achievement performances of the auxiliary power switch S 6 under the working pattern I when the output power P o is 1 kW, 500 W, and 125 W, in which V GS S 6 is the driving voltage of S 6 and i DS S 6 is the drain-source current of S 6 . Fig. 21(a)-(c) show the ZVS achievement performances of the main power switch S 3 under the working pattern II when the output power P o is 1 kW, 500 W, and 125 W. Fig. 22(a)-(c) show the ZVS achievement performances of the auxiliary power switch S 6 under the working pattern II when the output power P o is 1 kW, 500 W, and 125 W.
From Figs. 18-22, it can be observed that 1) in the working pattern I, the main power switches S 2 , S 3 , and auxiliary power switch S 6 achieve the ZVS when P o is 1 kW and 500 W, respectively; the main power switches S 2 , S 3 would lose the ZVS at light load (P o is 125 W) but the auxiliary power switch S 6 can still achieve the ZVS at light load (P o is 125 W) because the auxiliary power switch S 6 realizes the ZVS by the reflected current from the output filter inductor; and 2) in the working pattern II, the main power switch S 3 and auxiliary power switch S 6 achieve the ZVS when P o is 1 kW and 500 W, respectively; the main power switch S 3 would lose the ZVS at light load (P o is 125 W) but the auxiliary power switch S 6 can still achieve the ZVS at light load (P o is 125 W) because the auxiliary power switch S 6 realizes ZVS by the reflected current from the output filter inductor. The ZVS achievement performances of other main and auxiliary power switches under the working pattern I and II are similar to that of 1) and 2). In Fig. 23 , the input voltage steps up from 300 to 600 V and is finally set to 260 V when the output voltage V o is 50 V and the output power P o is 1 kW. From Fig. 23 , it can be observed that there are no abnormal voltage spikes on the two input capacitors under the working pattern transitions. Fig. 24 shows the experimental efficiency curves with the various input voltages in the conventional diode clamped FB TL isolated dc/dc converter (with Si MOSFET), hybrid FB TL isolated dc/dc converter (with SiC MOSFET and Si MOSFET), and proposed FB T-type isolated dc/dc converter (with SiC MOSFET and Si MOSFET). Table V in the Appendix presents the circuit components and parameters of these three established converters, in which the three converters utilize the same transformer, output rectifier, and output filter. From Fig. 24 , it can be observed that the efficiencies of the proposed FB T-type isolated dc/dc converter are higher than the other two converters. Fig. 25 presents the loss breakdown of main components and detailed power devices' conduction loss (including loss of power switches, loss of power switches' body diodes, and loss of clamping diodes) between the conventional diode clamped FB TL isolated dc/dc converter, hybrid FB TL isolated dc/dc converter, and the proposed FB T-type isolated dc/dc converter. From Fig. 25 , it can be observed that 1) the conduction loss of the primary power devices in the proposed converter is smaller than that in the other two converters because the proposed converter has simpler circuit structure and there is no clamping diodes' loss in the proposed converter; 2) the driving loss of power switches in the proposed converter is smaller than that in the conventional diode clamped FB TL converter because the parasitic parameters of SiC MOSFET are much smaller than that of Si MOSFET;
3) other losses are almost the same because the three converters use the same transformer, output rectifier, output filter, and cooling fan as shown in Table V . Additionally, the power loss of output rectifier diodes occupies a large portion of the total loss in Fig. 25 , the widely used methods (HB output rectifier and synchronous rectification) can be further utilized to reduce it and improve the efficiency of the proposed converter. However, it needs to be noticed that the synchronous rectification would cause higher cost in comparison with the diode rectification since the price of MOSFET is higher than that of diode.
VI. CONCLUSION
In this paper, an FB T-type isolated dc/dc converter and a corresponding control strategy are proposed for the applications with high input voltage and wide input voltage range. The proposed FB T-type isolated dc/dc converter is composed of four main power switches with high voltage stress (SiC MOSFET) and four auxiliary power switches with low voltage stress (Si MOSFET), which thus has simpler circuit structure and higher efficiency in comparison with the conventional diode clamped FB TL isolated dc/dc converters. Additionally, a corresponding control strategy including two working patterns is also proposed, which can not only achieve the ZVS for the main and auxiliary power switches but also satisfy the wider input voltage range in comparison with the FB two-level isolated dc/dc converter. More importantly, the proposed corresponding control strategy has the switch current balancing ability, which can thus balance the power losses and thermal stress among the power switches. Finally, the simulation and experimental results both verify the effectiveness and feasibility of the proposed converter and corresponding control strategy.
APPENDIX
See Fig. 26 and Table V. 
